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The high costs associated with logic simulation of large VLSI based circuits has led to the need for new 
computer architecture tailored to the simulation task. Such architectures have the potential for significant 
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the implications of our results on machine design and examine the sensitivity of the model to variations in 
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